发明名称 ALARM GENERATING INHIBIT CIRCUIT
摘要 <p>PURPOSE:To obtain a general-purpose circuit detecting out of synchronism of synchronization data, issuing alarm and inhibiting generation of an out of synchronism alarm when data are all '1'. CONSTITUTION:An out of synchronism detection circuit 1 detects out of synchronism and a synchronization pattern location all '1' detection circuit 2 detects a state of synchronization pattern location all '1' and an all '1' state detection circuit 3 detects an all '1' state. A delay circuit 4 outputs an out of synchronism detection result 12 when a synchronization pattern location all '1' is not detected, and outputs an out of synchronism detection result 12 with a delay when the synchronization pattern location all '1' is detected. A generation inhibit circuit 5 outputs an out of synchronism information delay result 15 as an out of synchronism alarm 16 when the all '1' state is not detected and inhibits issuing of an out of synchronism alarm independently of the out of synchronism information delay result 15 when the all '1' state is detected.</p>
申请公布号 JPH06350583(A) 申请公布日期 1994.12.22
申请号 JP19930133382 申请日期 1993.06.03
申请人 NEC CORP 发明人 YAMAMOTO RIEKO
分类号 H04J3/06;H04J3/14;H04L7/00;(IPC1-7):H04L7/00 主分类号 H04J3/06
代理机构 代理人
主权项
地址