Method of simulating a circuit which is described in EDIF using a VHDL simulator on a computer

摘要

With the invention, a method of simulating EDIF circuits on a VHDL simulator is described. By applying the method, e.g. with PLDs, development time can be saved, since the simulation models are available earlier than before. Further advantages are the ability to simulate several circuits together and the simplified search for errors.