发明名称 Emulation of a memory with multiple connections
摘要 An improved electronic design automation (EDA) system with a computer-aided engineering (CAE) tool, which is linked to an emulation tool, implements memory circuits with multiple connections. A transistor-level definition of a memory circuit is converted into a gate-level definition of the memory circuit, so that a reconfigurable circuit corresponding to the gate-level definition is configured.
申请公布号 DE4418225(A1) 申请公布日期 1994.12.01
申请号 DE19944418225 申请日期 1994.05.25
申请人 PIE DESIGN SYSTEMS, INC., MOUNTAIN VIEW, CALIF., US 发明人 WANG, MING, LAFAYETTE, CALIF., US;LI, JEONG-TYNG, CUPERTINO, CALIF., US;CHUNG, YU-FANG, SAN JOSE, CALIF., US
分类号 G06F11/26;G06F17/50;(IPC1-7):G06F15/60 主分类号 G06F11/26
代理机构 代理人
主权项
地址