摘要 |
A method for fabricating a thin film transistor capable of increasing an ON/OFF current ratio and decreasing a consumption of electric power. The method includes the steps of sequentially depositing an insulating film and a first, high concentration p type semiconductor layer over a substrate, selectively removing a portion of the first semiconductor layer corresponding to a channel region, thereby forming a source region and a drain region, depositing a second, undoped semiconductor layer over the entire exposed surface of the resulting structure and implanting ions for controlling a threshold voltage in the second semiconductor layer, sequentially depositing a gate insulating film and a third semiconductor layer for a gate electrode over the entire exposed surface of the resulting structure and patterning the third semiconductor layer and the gate insulating film such that the third semiconductor layer and the gate insulating film are overlapped with the source region while being offset to the drain region, thereby forming the gate electrode, implanting p type impurity ions in a low concentration in an exposed portion of the second semiconductor layer using the gate electrode as a mask, and diffusing the p type impurity ions doped in both the source region and the drain region into the second semiconductor layer.
|