发明名称 DEVICE ABNORMALITY DETECTING SYSTEM
摘要 PURPOSE:To improve maintainability by setting a single device using a CPU and a WDT(watchdog timer) as a device to be controlled, and eliminating excessive abnormality detection access between the device to be controlled and a controller which decreases the performance of a communication control system provided with the controller which controls the single device by combining plural number of it. CONSTITUTION:The I/O output 121 of the CPU 12 is connected to the reset terminal of the WDT 11, and the time-out output 111 of the WDT 11 to the reset terminal of the CPU 12. Also, this system is provided with a counter 16 which counts the time-out output of the WDT 11, a comparator 17 which compares the count value of the counter 16 with an initial value, a display circuit 19 which displays abnormality to the outside the device when it occurs, and a notification circuit 20 which notifies the abnormality to the controller 22, and when the comparison output of the comparator 17 exceeds the initial value, a control circuit 18 interrupts the delivery of the time-out output 111 by turning off a switch 15, and display and the delivery of notification are performed.
申请公布号 JPH06318159(A) 申请公布日期 1994.11.15
申请号 JP19930107808 申请日期 1993.05.10
申请人 NEC SHIZUOKA LTD 发明人 UNNO YOSHINORI
分类号 G06F11/14;G06F11/30;G06F13/00;H04L29/14;H04Q9/00 主分类号 G06F11/14
代理机构 代理人
主权项
地址