| 摘要 |
<p>The present invention relates to an implementation of domino logic using a logic cell (200, 300) which is not limited to the use of positive logic functions, and which can be implemented using MOS technology. A significant feature is the use of a single clock cycle (PHI1) to generate separate clock phases (PHI1, PHI1d) for a first function, such as the carry function of a full-adder logic cell, and a second function, such as the sum function in the full-adder logic cell. The separate clock phase for gating the second function corresponds to a delayed version of the clock phase used to gate the first function, wherein the clock delay corresponds to a delay through the first function. In one exemplary embodiment, the delay can be made equal to that of the first function by using circuitry identical to that of the first function to create the delay.</p> |
