A compilation technique overcomes device pin limitations using virtual wires. Virtual wires overcome pin limitations by intelligently multiplexing each physical wire among multiple logical wires and pipelining these connections at the maximum clocking frequency. Virtual wires increase usable bandwidth and relax the absolute limits imposed on gate utilization in logic emulation systems employing Field Programmable Gate Arrays (FPGAs). A "softwire" compiler utilizes static routing and relies on minimal hardware support. The technique can be applied to any topology and FPGA device.
申请公布号
WO9423389(A1)
申请公布日期
1994.10.13
申请号
WO1994US03620
申请日期
1994.04.01
申请人
MASSACHUSETTS INSTITUTE OF TECHNOLOGY;AGARWAL, ANANT;BABB, JONATHAN;TESSIER, RUSSELL