发明名称
摘要 <p>PURPOSE:To prevent an error in writing due to noise of various devices and the static electricity of a human body by providing a writing circuit with voltage limiting elements and current limiting elements. CONSTITUTION:A necessary number of nonvolatile memories 201 and 202 are arranged in the same structure, and voltage limiting elements 203 and 204 are arranged in parallel to a terminal VSS or VPP to limit a high voltage which exceeds a necessary write voltage or a necessary erasure voltage when the high voltage is applied. Further, current limiting elements 205 and 206 are arranged between the memories in series. Consequently, an error in writing and an error in erasure are prevented.</p>
申请公布号 JPH0679438(B2) 申请公布日期 1994.10.05
申请号 JP19840107701 申请日期 1984.05.28
申请人 SEIKO EPSON CORP 发明人 TERAJIMA YOSHUKI
分类号 G11C17/00;G11C5/14;G11C16/02;H01L21/8234;H01L21/8247;H01L27/06;H01L29/788;H01L29/792;(IPC1-7):G11C16/06 主分类号 G11C17/00
代理机构 代理人
主权项
地址