发明名称 |
Memory element with bipolar transistors in resettable latch |
摘要 |
The invention relates to a memory element in current circuit technology having a first, a second and a third transistor pair each with emitter coupled transistors. Each of the second and third transistor pairs is connected in the collector circuit of a respective one of the transistors of the first transistor pair. Connected in each of the pairwise coupled collector circuits of the transistors of the second and third transistor pairs are a first resistor, the collector-to-emitter path of a further transistor with an output signal terminal disposed on the collector side and a second resistor. The collector of one transistor of a fourth transistor pair connected as a current switch is connected with the base of one of the further transistors. The setting and resetting of the memory element is made possible by the fourth transistor pair without increasing the capacitive load on the signal path of the memory element.
|
申请公布号 |
US5349554(A) |
申请公布日期 |
1994.09.20 |
申请号 |
US19930123524 |
申请日期 |
1993.09.17 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
DELKER, KLAUS |
分类号 |
G11C11/411;H03K3/286;(IPC1-7):G11C11/40 |
主分类号 |
G11C11/411 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|