发明名称 Method and apparatus for detecting retention faults in memories.
摘要 <p>The present invention is directed to a method for detecting retention faults in each of a plurality of read/write memory elements (121-12z), arranged in a plurality of banks (141-14k) coupled in daisy chain fashion. Retention faults are detected, in accordance with the method, by signaling the banks in sequence, at each of three separate intervals, to cause the memory elements in each bank to execute a first, second and third sequence of read and/or write instructions. Execution of the second sequence of read and/or write operations is delayed so each memory element can be read after a prescribed interval to detect a first bit pattern written in each memory at the end of the first sequence. Similarly, execution of the third sequence of read and/or write operations is delayed so each memory element can be read after a prescribed interval to detect a second bit, complementary to the first pattern, written in the memory element at the end of the second sequence. By delaying the execution of the second and third sequences of read and/or write operations, retention faults, if any, can manifest themselves. <IMAGE></p>
申请公布号 EP0614193(A2) 申请公布日期 1994.09.07
申请号 EP19940301279 申请日期 1994.02.23
申请人 AT&T CORP. 发明人 ZORIAN, YERVANT
分类号 G11C29/00;G01R31/3183;G11C29/50;G11C29/56;(IPC1-7):G11C29/00 主分类号 G11C29/00
代理机构 代理人
主权项
地址