发明名称 Method of manufacturing a semiconductor integrated circuit device
摘要 An isolation and flattening technique for a semiconductor substrate having active devices, such as a bipolar transistor, and a MISFET, formed thereon, is disclosed. The technique includes forming grooves, to the main surface of a non-active region of a semiconductor substrate or a semiconductor layer, each groove extending into the substrate or layer and forming island regions of the substrate or layer, forming a burying material and a first mask having an etching rate greater than that of the burying material successively over the entire surface of the semiconductor substrate or the semiconductor layer including areas on the upper surface of the island regions and in the grooves, such that the film thickness is made virtually uniform for each of the surfaces, forming a second mask on the surface of the first mask, through which the region on each of the island regions is exposed and in which the end of the opening is situated from the end of the island region to the outside of the island region within a distance 0.7 times of the film thickness for the sum of the burying material and the first mask, and applying isotropic etching successively to each of the first mask and the burying material by using the second mask as an etching mask, under a condition in which the etching rate for the first mask is greater than that for the burying material.
申请公布号 US5342480(A) 申请公布日期 1994.08.30
申请号 US19930069844 申请日期 1993.06.01
申请人 HITACHI, LTD.;HITACHI VLSI ENGINEERING CORP. 发明人 NISHIZAWA, HIROTAKA;AZUMA, SEIICHIRO;YOSHITAKE, TAKAYUKI;TANAKA, KAZUO;KAWAJI, MIKINORI;HIRANO, SINMEI;YAMADA, TOSHIO;SEKINE, YASUSI
分类号 H01L21/265;H01L21/331;H01L21/76;H01L21/762;H01L21/8248;H01L27/108;H01L27/12;H01L29/73;H01L29/732;H01L29/78;H01L29/786;(IPC1-7):H01L21/306;B44C1/22 主分类号 H01L21/265
代理机构 代理人
主权项
地址