| 摘要 |
The adder includes carry generating and transferring circuits, first cells of a first stage, a second cell of the first stage, second cells of a second stage, first cells of the second stage, first cells of a third stage, second cells of the third stage, a third cell of the third stage, second cells of a fourth stage, and a final sum circuit, thereby reducing a layout area.
|
