发明名称 |
Double polysilicon EEPROM cell and corresponding manufacturing process. |
摘要 |
<p>A two-level polysilicon EEPROM memory cell, of a type which comprises a floating gate (12) transistor connected serially to a selection transistor (14) and having a further control gate (15) overlying the floating gate (12) with an intermediate dielectric layer (11) therebetween. A region (10) including a double implant (18,19) of the same dopant at two different concentrations is provided between the respective gate terminals of the selection transistor (14) and the memory cell (1). <IMAGE></p> |
申请公布号 |
EP0612108(A1) |
申请公布日期 |
1994.08.24 |
申请号 |
EP19930830062 |
申请日期 |
1993.02.19 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
PIO, FEDERICO;RIVA, CARLO |
分类号 |
H01L21/8247;H01L27/115;(IPC1-7):H01L27/115;H01L29/788;G11C16/04 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|