A high performance microprocessor bus state machine couples to a synchronous local bus in common with another state machine for accessing a local memory according to a preestablished bus protocol. Circuit means cosines the state of a predetermined protocol bus signal indicating the release of the local bus and transitions of the clock signal which are not used for synchronizing the operations of the state machines. The resulting signal applies required address and control signals in advance to the local bus enabling the non-microprocessor state machine to generate the required address strobe to local memory on the next clock which follows the release of the local bus by the microprocessor which eliminates a clock cycle whenever local bus control passes from the microprocessor bus state machine to another state machine.
申请公布号
US5341501(A)
申请公布日期
1994.08.23
申请号
US19910771582
申请日期
1991.10.04
申请人
BULL HN INFORMATION SYSTEMS INC.
发明人
KEELEY, JAMES W.;LEMAY, RICHARD A.;NIBBY, JR., CHESTER M.