发明名称 INFORMATION PROCESSOR
摘要 PURPOSE:To execute an instruction again by writing the same data in a second register group after data are written in a first register group and suppressing the write of the arithmetic result at that time point into the second register group when any fault is generated somewhere excepting the second register group. CONSTITUTION:Data are written in a first register group 3 thereafter, the same data are written in a second register group 4. When any fault is generated at a certain part excepting the register 4 of a CPU, a fault detection circuit 23 inside an arithmetic circuit 1 detects the generation of the fault. Thus, the write of the arithmetic result into the register 4 is suppressed. At such a time, the arithmetic result at the point of time of generating the fault is already written in the register 3. A fault processing processor 24 starts fault processing, first of all, the data in the registers 3 and 4 are stored in a third register group, thereafter the CPU is reset. Then, the stored data of the register 4 are recovered to the registers 3 and 4, and the instruction is tried again.
申请公布号 JPH06236289(A) 申请公布日期 1994.08.23
申请号 JP19930019784 申请日期 1993.02.08
申请人 KOFU NIPPON DENKI KK 发明人 DATE YUKI
分类号 G06F11/14;G06F11/16 主分类号 G06F11/14
代理机构 代理人
主权项
地址