发明名称 MUSE SIGNAL PROCESSING CIRCUIT
摘要 <p>PURPOSE:To provide a MUSE signal processing circuit which can keep the satisfactory image quality and also can be easily transformed into an LSI together with reduction of the circuit scale and the power consumption. CONSTITUTION:The three signals supplied to a mixing circuit 9 are set at a rate of 32.4MHz. Thus a sampling rate converter circuit is omitted from an animation system processing circuit 7 and a movement detecting system so that the scale of the converter circuit can be reduced. Furthermore the power consumption is extremely reduced since the circuit 7, the movement detecting system and the circuit 9 have the low speed operations at the rate of 32.4MHz. Therefore a signal processing circuit can be easily transformed into an LSI and produced at low cost. The output of a still picture system processing circuit 31 uses a signal of the rate of 32.4MHz and therefore the horizontal frequency band of the Y signal of a still picture system is limited to 16.2MHz. However the omitted information can be reduced down to just about 4% of the entire Y signal information of the conventional 20MHz band, thus, the satisfactory image quality is secured.</p>
申请公布号 JPH06233322(A) 申请公布日期 1994.08.19
申请号 JP19930039489 申请日期 1993.02.03
申请人 VICTOR CO OF JAPAN LTD 发明人 UCHIDA TOMOAKI
分类号 H04N7/015;H04N7/00;H04N11/08;H04N11/24;(IPC1-7):H04N11/08 主分类号 H04N7/015
代理机构 代理人
主权项
地址