发明名称 INPUT / OUTPUT CONTACT FORMATION PROCESS
摘要 PURPOSE: To produce input/output bump bondings in fine pitches by employing a negative resist and lift-off process. CONSTITUTION: At least one integrated circuit is formed on the uppermost surface of a GaAs wafer 1. A mesa 3 is pattern-formed on the wafer 1 and electric contacts 15 are formed in a plurality of regions 5 on the mesa 3. To form the mesa and the electric contacts, a negative type dry resist layer 7 with at least 15μm thickness is formed on the integrated circuit of the wafer 1. The resist is cured by pattern forming method including development after exposure by irradiation of light with 350nm or shorter wavelength to the selected part and at the same time windows 11 having recessed corners are formed. A metal layer of such as indium is deposited on the resultant wafer and then the layer 7 is lifted off to form input/output contacts 15 in the integrated circuit.
申请公布号 JPH06231645(A) 申请公布日期 1994.08.19
申请号 JP19930287157 申请日期 1993.11.17
申请人 AMERICAN TELEPH & TELEGR CO <ATT> 发明人 CHIYAARUZU JIYON DOOHAATEI;DEIIN POORU KOTSUSHIBUZU;KASHIMIA ROOMAN NIJIYANDAA;II MAN UON
分类号 H01H1/06;H01L21/60;H01L31/10;(IPC1-7):H01H1/06;H01L21/321 主分类号 H01H1/06
代理机构 代理人
主权项
地址