发明名称 Device comprising lower and upper silicon layers as capacitor electrodes and method of manufacturing such devices
摘要 In a semiconductor device including charge storage capacitors, each of which includes a patterned electrode having electrode side and top surfaces, a dielectric film on the side and top surfaces, and a covering electrode on the dielectric film, the patterned electrode is composed of a lower silicon layer having layer side and top surfaces and an upper silicon layer lying on the layer side and top surfaces and having the electrode side and top surfaces. The dielectric film may be in direct contact with the electrode side and top surfaces. In this event, the lower silicon layer is preferably doped to a lower concentration between 1015 and 1018 atoms per cubic centimeter and the upper silicon layer, to a higher concentration between 1018 and 1020 atoms per cubic centimeter. Alternatively, a barrier metal film may be interposed between the dielectric film and the electrode side and top surfaces. In this event, each of the lower and the upper silicon layers is preferably doped to the lower concentration. More preferably, an amorphous silicon film is preliminarily deposited on the micro-rough side and top surfaces of an underlying silicon layer to provide the upper silicon layer having smooth electrode side and top surfaces.
申请公布号 US5336922(A) 申请公布日期 1994.08.09
申请号 US19910738426 申请日期 1991.07.31
申请人 NEC CORPORATION 发明人 SAKAMOTO, MITSURU
分类号 H01L27/108;(IPC1-7):H01L29/68;H01L29/78 主分类号 H01L27/108
代理机构 代理人
主权项
地址