发明名称 Parallel data transferring and processing circuit
摘要 The present invention relates to a parallel data transferring and processing circuit which minimizes the number of necessary channels and mate the remote data transfer easy by reconstruction of parallel data after serial transfer of parallel data through a single channel. The parallel data are converted to the serial data by a serial conversion part and subsequently transferred through a single channel. An oscillation and control part controls the serial data and provide a synchronous signal to the serial data to be transferred. Next, the serial data transferred is again converted to the parallel data by a parallel conversion part. An oscillation and impulse generation part synchronizes the parallel conversion part with the serial conversion part. Finally, the parallel data is reconstructed to the original signal by a sample-and-hold circuit. Therefore, the present invention transfers and processes both analog and digital signal through a single channel.
申请公布号 US5333136(A) 申请公布日期 1994.07.26
申请号 US19910728580 申请日期 1991.07.11
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 AHN, BYUNG E.
分类号 H04J3/00;H03M9/00;H04L7/00;H04L13/10;H04N7/54;H04N7/56;(IPC1-7):H04J3/04 主分类号 H04J3/00
代理机构 代理人
主权项
地址