发明名称 SYNCHRONIZING SYMBOL DETECTING CIRCUIT
摘要 PURPOSE:To use a DSP to realize the synchronizing symbol detecting circuit which detects a synchronizing symbol from plural complex signals and to make this circuit small in size and low in cost. CONSTITUTION:This circuit consists of a discriminating vector generating means 1 which generates plural synchronizing symbol discriminating vector pairs from plural complex signals, plural vector comparing means 2 which discriminate whether plural synchronizing symbol discriminating vector pairs outputted from the discriminating vector generating means are equal to each other, and a control means 3 which judges that the synchronizing symbol is detected at the time when all of plural vector comparing means 2 discriminate that synchronizing symbol discriminating vector pairs are equal to each other.
申请公布号 JPH06209342(A) 申请公布日期 1994.07.26
申请号 JP19930002900 申请日期 1993.01.11
申请人 FUJITSU TEN LTD 发明人 OKADA KATSUTOSHI
分类号 H04J11/00;H04L7/00;H04L7/06;H04L27/38 主分类号 H04J11/00
代理机构 代理人
主权项
地址