发明名称 |
Method to improve interlevel dielectric planarization |
摘要 |
A method is provided for forming a substantially planarized surface of an integrated circuit, and an integrated circuit formed according to the same. A conductive area is formed over a portion of a dielectric region. A first spin-on-glass layer is formed over the conductive area and exposed dielectric region. A second spin-on-glass layer is formed over the first spin-on-glass layer; wherein the second spin-on-glass layer has a slower etch rate than the first spin-on-glass layer. A partial etchback of the first and second spin-on-glass layers is performed forming a substantially planar surface.
|
申请公布号 |
US5331117(A) |
申请公布日期 |
1994.07.19 |
申请号 |
US19920974923 |
申请日期 |
1992.11.12 |
申请人 |
SGS-THOMSON MICROELECTRONICS, INC. |
发明人 |
BRYANT, FRANK R.;SPINNER, III, CHARLES R. |
分类号 |
H01L21/3105;H01L21/768;(IPC1-7):H05K1/00 |
主分类号 |
H01L21/3105 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|