发明名称 |
Programmable gain amplifier circuitry and method for biasing JFET gain switches thereof |
摘要 |
A circuit for reducing input offset error and improving gain switching speed in a programmable gain amplifier includes a level shifting buffer that senses a signal on a common mode conductor in a differential input stage of an operational amplifier, and shifts the level of that signal up to the level corresponding to a level of an input signal applied to a non-inverting input of the operational amplifier. If a gain select signal is at a first logic level, the voltage produced by the buffer is applied to a gate electrode of one of a plurality of gain switching JFETs coupling a gain network to the inverting input of the operational amplifier, turning that JFET on. If the gain select signal is at a second logic level, the output of the buffer is isolated from the gain switching JFET and a turn off voltage is applied to the gate of the gain switching JFET.
|
申请公布号 |
US5327098(A) |
申请公布日期 |
1994.07.05 |
申请号 |
US19930098845 |
申请日期 |
1993.07.29 |
申请人 |
BURR-BROWN CORPORATION |
发明人 |
MOLINA, JOHNNIE F.;STITT, II, R. MARK;BURT, RODNEY T. |
分类号 |
H03G1/04;H03G3/00;(IPC1-7):H03G3/30;H03F3/45 |
主分类号 |
H03G1/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|