发明名称 |
Dynamic random access memory having an improved operational stability |
摘要 |
A dynamic random access memory comprises a CBR refresh detection unit for detecting a commencement of a CBR refreshing cycle and a control signal generation unit for deactivating data output during the CBR cycle, both of the CBR refresh detection unit and the control signal generation unit being supplied with a /RAS signal and a /CAS signal simultaneously, wherein the dynamic random access memory further comprises a CBR refresh control unit supplied with an output of the CBR refresh detection unit and further with an output of the control signal generation unit for producing a control signal during the CBR refreshing cycle such that the control signal is produced in response to the leading edge of the /RAS signal and terminated in response to the trailing edge of the /CAS signal. Thereby, an output buffer circuit is controlled in response to the output of the control signal generation unit and the control signal of the CBR refresh control unit to set the output buffer circuit in the high impedance state during the CBR refreshing cycle.
|
申请公布号 |
US5327387(A) |
申请公布日期 |
1994.07.05 |
申请号 |
US19920971630 |
申请日期 |
1992.11.05 |
申请人 |
FUJITSU LIMITED;FUJITSU VLSI LIMITED |
发明人 |
SUGIURA, AKIRA;KODAMA, YUKINORI |
分类号 |
G11C11/406;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|