发明名称 FLOW CONTROL SYSTEM FOR PACKET SWITCHES
摘要 <p>A system for controlling the flow of data cells through a packet switch combines both input and output buffers in a feedback loop. The fullness level of output buffers is continuously monitored and reported to an access device on the input side of the switch. The access device includes input buffers and a throttling device to stop the flow of data cells, and hold them in the input buffers, when the fullness level of the output buffers exceeds a predetermined level. A status message of output buffers fullness is compared to an access message indicating which output buffers are addressed by cells in the input buffers, and only those cells addressed to overfull output buffers are stopped by the throttling device.</p>
申请公布号 WO1994014266(A1) 申请公布日期 1994.06.23
申请号 SE1993001045 申请日期 1993.12.03
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址