| 摘要 |
The access arbitrating circuit includes a program device for generating combination signals, an AND gate, a first register synchronized with the output signal of the AND gate, a second register synchronized with a clock pulse, a comparator for comparing the output signals of the first and second registers, a first flip-flop synchronized with a delayed clock pulse, a second flip-flop for generating a signal enabling the comparator, an OR gate, and a third flip-flop synchronized with the delayed clock pulse, thereby improving the performance of a system.
|
