| 摘要 |
The phase-locked loop (PLL) system for reducing a loop component includes a filtering circuit for defining a frequency band of a noise signal superimposed on an input synchronization signal, a phase detecting circuit for detecting a phase of the synchronization signal passing through the filtering circuit, and a voltage controlled oscillator for receiving a signal filtered through a low-pass filter and generating a phase detecting reference signal transmitted to the phase detecting circuit, thereby minimizing noise.
|
