发明名称 Output buffer circuit
摘要 An output buffer circuit includes a first output buffer having a high output resistance determined by DC specifications, a second output buffer having an output resistance satisfying AC specifications when simultaneously driven with the first output buffer, and a control circuit for controlling an operation of the second output buffer. An input signal is supplied to the input node of the first output buffer, and the output node of the first output buffer is connected to an output terminal. The output node of the second output buffer is connected to the output terminal. The control circuit is responsive to the potential of the input signal or of the output terminal to control the operation of the second output buffer. The control circuit drives the second output buffer when the output from the first output buffer is changed, and sets the output from the second output buffer in the high impedance state when the output from the first output buffer is stationary.
申请公布号 US5321326(A) 申请公布日期 1994.06.14
申请号 US19920875655 申请日期 1992.04.29
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 SHIGEHARA, HIROSHI;KINUGASA, MASANORI
分类号 H03K17/16;H03K17/687;H03K19/003;H03K19/0175;(IPC1-7):H03K17/687 主分类号 H03K17/16
代理机构 代理人
主权项
地址