发明名称 |
Circuit managing numbers of accesses to logic resources |
摘要 |
A circuit managing numbers of accesses to logic resources, such as buffer memory data cells in a time switching system. The circuit is structured around a counting cell matrix including a synchronous counter storing an instananeous number of accesses relating to a corresponding data cell of the buffer memory. This encoded access number is representative of the number of outgoing multiplex ways from the system to which a data block received on an incoming multiplex way in the system must still be diffused. A given circuit operating cycle includes the loading of a counter by an access number corresponding to a free data cell address supplied by matrix column and row encoders during a cycle preceding the given cycle. This loading is obtained by selecting a column and row by cell-to-be-charged column and row decoders, and by applying the encoded access number to an input bus of the counters in the cells. Simultaneous to loading, an updated encoded number of a counter in a second matrix cell is decremented by one unity in response to the read-out address applied to cell-to-be-decremented address column and row decoders when the buffer memory cell corresponding to the second cell is being read.
|
申请公布号 |
US5319361(A) |
申请公布日期 |
1994.06.07 |
申请号 |
US19920858578 |
申请日期 |
1992.03.27 |
申请人 |
FRANCE TELECOM |
发明人 |
MAJOS, JACQUES;ANDRE, ALAIN;TEYSSIER, HENRI |
分类号 |
G06F12/00;G11C7/00;(IPC1-7):H03K17/296 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|