Improved transistor device layout.

摘要

A modified transistor layout allows operation at high frequencies without adversely effecting transistor power gain. The base and collector circuits are modified in order to minimize ground bar resistance and feedback problems between the input and output circuits. This reduces the applied negative feedback and maximizes gain. The collector contact bar (54) and the output capacitor (68) are mounted directly on the collector island (70) such that the output capacitor is wired directly to the grounded package metal (50) and the collector is wired to the collector contact bar. This eliminates the need to wirebond to areas on the collector island that are covered with the eutectic run-out which results from mounting the transistor chip (46) on the collector island.