发明名称 |
Integrated circuit memory device having flash clear |
摘要 |
A dual-port memory device provides bit lines having a crossover pattern to reduce stray end coupling capacitances. Such crossover occurs approximately in the middle of the memory array for the device. Data in one-half of the array is stored in an inverted manner from data in the other half of the array. A preferred technique for clearing a memory provides for resetting only a portion of the bits of the array for each entry, with the bits of all memory entries being reset simultaneously. In order to provide such a reset function with the preferred bit line crossover scheme, a voltage node used for reset must also provide signal lines which are crossed over in the middle of the array.
|
申请公布号 |
US5311477(A) |
申请公布日期 |
1994.05.10 |
申请号 |
US19910731803 |
申请日期 |
1991.07.17 |
申请人 |
SGS-THOMSON MICROELECTRONICS, INC. |
发明人 |
RASTEGAR, BAHADOR |
分类号 |
G06F12/08;G06F11/10;G06F11/20;G11C5/14;G11C7/18;G11C7/20;G11C8/16;G11C11/401;G11C11/41;(IPC1-7):G11C8/00;G11C7/02;G11C5/06 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|