发明名称 |
Semiconductor memory device having improved bit line arrangement |
摘要 |
A semiconductor memory device includes a memory cell array composed of a plurality of memory cells. The memory cell array includes a plurality of word lines interconnecting the memory cells in the row direction and a plurality of bit line pairs interconnecting the memory cells in the column direction. One end of each bit line pair is connected to a clamping circuit, while the other end of each bit line pair is connected via a column select gate to a read/write circuit. Each bit line pair is bent about centrally in the two-dimensional form of a letter U and the clamping circuit and the column select gate are disposed alternately on one same straight line.
|
申请公布号 |
US5307307(A) |
申请公布日期 |
1994.04.26 |
申请号 |
US19900495037 |
申请日期 |
1990.03.16 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
WADA, TOMOHISA;ICHINOSE, KATSUKI |
分类号 |
G11C11/401;G11C7/12;G11C7/18;G11C11/41;(IPC1-7):G11C13/00;G11C11/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|