发明名称 Method and apparatus for generating a 48-bit frame check sequence
摘要 A node operating in a network using the International Standard Organization (ISO) High-Level Data Link Control (HDLC) network protocol includes a mechanism for encoding information such that frames including the encoded information can be correctly interpreted by nodes operating in either of the standard 16-bit or 32-bit ISO-HDLC operating modes. The encoding mechanism produces a preliminary frame check sequence by encoding the information in an encoder using a generator polynomial G48(x), which is a combination of the generator polynomials G16(x) and G32(x) which are used to produce frame check sequences for nodes operating in 16-bit or 32-bit modes, respectively. Before the information is encoded, the encoding mechanism sets the encoder to an initial condition using an initializing polynomial I48(x). The preliminary frame check sequence is further encoded by adding to it a complementing polynomial C48(x). The result is a 48-bit frame check sequence. The encoding mechanism appends the 48-bit frame check sequence to the information, and transmits the information and the appended 48-bit frame check sequence over the network as part of a frame.
申请公布号 US5307355(A) 申请公布日期 1994.04.26
申请号 US19910647959 申请日期 1991.01.30
申请人 DIGITAL EQUIPMENT INTERNATIONAL LIMITED 发明人 LAUCK, ANTHONY G.;SHAND, IAN M. C.;HARPER, JOHN
分类号 G06F13/00;H04L1/00;(IPC1-7):G06F11/10;H03M13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址