发明名称 Absolute value circuit
摘要 An absolute value circuit comprises a first "1" bit detecting unit for sequentially searching input binary data from the least significant bit toward the most significant bit so as to detect a first "1" bit whose value first becomes "1", and a sign discriminating unit for discriminating the polarity of the input binary data. When the input binary data is positive, a data processing unit outputs the input binary data without modification. When the input binary data is negative, the data processing unit outputs data composed of bits from the least significant bit of the input binary data to the first "1" bit detected by the first "1" bit detecting unit, and an inverted bit or bits of a bit or bits of the input binary data more significant than the first "1" bit.
申请公布号 US5307061(A) 申请公布日期 1994.04.26
申请号 US19920947587 申请日期 1992.09.21
申请人 NEC CORPORATION 发明人 SUZUKI, MAKOTO
分类号 G06F7/38;G06F7/533;G06F7/544;(IPC1-7):H03M7/00 主分类号 G06F7/38
代理机构 代理人
主权项
地址