发明名称 |
Mask ROM device having highly integrated memory cell structure |
摘要 |
In a mask ROM device, a plurality of recesses extending parallel to each other are formed in a memory cell array region on the surface of a silicon substrate. In the direction intersecting the recesses, first and second transistor trains are formed in which select transistors and memory transistors are connected in series. The MOS transistors of the transistor trains have the sidewall of recess 5 formed as a channel region. A depletion implantation layer corresponding to data to be stored is formed on the sidewall of the recess. The first transistor train and the second transistor train are insulated and isolated from each other by an LOCOS isolation film.
|
申请公布号 |
US5300804(A) |
申请公布日期 |
1994.04.05 |
申请号 |
US19920872858 |
申请日期 |
1992.04.23 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
ARAI, HAJIME |
分类号 |
H01L21/8246;H01L27/112;H01L29/78;(IPC1-7):H01L27/02;H01L27/10;H01L27/15 |
主分类号 |
H01L21/8246 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|