Voltage follower circuit.

摘要

A voltage follower circuit comprising nMOS whose drain is connected to power source and pMOS whose drain is connected to said source of nMOS and whose source is grounded, wherein input voltage is connected to gates of nMOS and pMOS, a source of nMOS is connected to an output terminal, and said output terminal is grounded through capacitance. <IMAGE>