发明名称 Method of fabricating a heterojunction bipolar transistor
摘要 On a semi-insulating substrate, an emitter layer (or a collector layer), a base layer, a compound semiconductor layer containing In and a collector layer (or an emitter layer) are provided. The collector layer (or the emitter layer) is patterned to form a collector region (or an emitter region). When the base surface is revealed by a reactive ion beam etching, the etching will be stopped at the compound semiconductor layer that contains In. Consequently, the nonuniformity in the base resistance that depends on the thickness of the base lead-out region can be reduced.
申请公布号 US5296389(A) 申请公布日期 1994.03.22
申请号 US19920817860 申请日期 1992.01.06
申请人 NEC CORPORATION 发明人 SHIMAWAKI, HIDENORI
分类号 H01L21/306;H01L21/331;H01L29/732;H01L29/737;(IPC1-7):H01L21/265 主分类号 H01L21/306
代理机构 代理人
主权项
地址