发明名称 Semiconductor memory device having a data detection circuit with two reference potentials
摘要 A semiconductor memory device comprises a memory cell for storing a binary data, a first reference cell storing a first logic level of a binary data, a second reference cell storing a second logic level of a binary data, a first load circuit connected to the memory cell, a second load circuit connected to the first reference cell, a third load circuit connected to the second reference cell, and a data detection circuit for detecting the stored data of the memory cell by comparing an output from the first load circuit with the outputs from the second and third load circuits.
申请公布号 US5293345(A) 申请公布日期 1994.03.08
申请号 US19920874220 申请日期 1992.04.27
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 IWAHASHI, HIROSHI
分类号 G11C7/14;G11C16/28;(IPC1-7):G11C7/06;G11C16/04 主分类号 G11C7/14
代理机构 代理人
主权项
地址