发明名称 Mosfet with buried element isolation regions
摘要 The present invention comprises a buried element isolation region, an inversion preventing impurity diffusion region formed in a groove of a semi-conductor substrate, a shallow channel impurity diffusion region, a deep channel impurity diffusion region, source and drain diffusion regions formed inside the buried element isolation region, an electrode wiring layer connected to the buried element isolation region across these diffusion regions, a first side-wall impurity diffusion region which is along the buried element isolation region, is in contact with the source and drain diffusion regions, and is formed at a position corresponding to at least the electrode wiring layer in a shallow region from the substrate surface, and a second side-wall impurity diffusion region formed in a deep region separated from the substrate surface at a position below the first side-wall impurity diffusion region and having an impurity concentration which is different from that of the deep channel impurity diffusion region and is also different from each of impurity concentrations of the inversion preventing impurity diffusion region and the first side-wall impurity diffusion region. For this reason, characteristics such as a threshold value, a punchthrough, and a back gate effect of the semi-conductor device can be freely controlled.
申请公布号 US5291049(A) 申请公布日期 1994.03.01
申请号 US19920985162 申请日期 1992.11.30
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MORITA, SHIGERU
分类号 H01L21/76;H01L21/336;H01L21/74;H01L21/762;H01L21/8234;H01L27/06;H01L29/06;H01L29/10;H01L29/78;(IPC1-7):H01L29/784;H01L29/360 主分类号 H01L21/76
代理机构 代理人
主权项
地址