发明名称 TESTING CIRCUIT
摘要 PURPOSE:To facilitate the change of instruction data and to eliminate the restriction of a test item due to the capacity by changing the test ROM of a single chip microcomputer from a mask ROM to a RAM. CONSTITUTION:A RAM 5 capable of writing arbitray instruction data from a port at the time of test mode is provided, a selective circuit 8 for selecting the data of the RAM 5 instead of the data of a user ROM 2 and outputting them to an instruction decoder circuit 7 is provided and a test mode setting circuit 6 for executing control at the time of test mode is provided on the testing circuit for executing an operation confirmation by other instruction than that of the user ROM 2 of a single chip microcomputer. In such a manner the test of different items can by executed many times without minding the restriction of the capacity by the same sample.
申请公布号 JPH0652010(A) 申请公布日期 1994.02.25
申请号 JP19920201663 申请日期 1992.07.29
申请人 NEC IC MICROCOMPUT SYST LTD 发明人 KUMAGAI SABURO
分类号 G06F11/22 主分类号 G06F11/22
代理机构 代理人
主权项
地址