Floating point processor with high speed rounding circuit

摘要

In a data processor, second data are subtracted from first data to derive an overflow signal. The sum of the second data and "1" is subtracted from the first data to derive another overflow signal. The magnitude relation between the first and second data from the overflow signals is detected.