发明名称 |
RECOVERED ENERGY LOGIC CIRCUITS |
摘要 |
A logic circuit is driven by a single alternating voltage power supply so that the energy stored in parasitic capacitances can be mostly recovered, rather than dissipated, as in conventional logic designs. Successive stages of the logic circuit are of opposite conductivity types such that the successive stages are activated in alternate half cycles of the power supply without separate clock signals. Each stage of the logic circuit is precharged during a respective first half cyclo of the power supply and is active in logical processing during a second half cycle. The half cycles are defined by the rising and falling edges of the power sypply. The logic circuit resonates with an inductor coupled across the power supply but closely coupled to the logic circuit. This inductor and the method of charging and discharging the capacitors in the logic circuit serve to minimize the power dissipated during logical processing. |
申请公布号 |
WO9402993(A1) |
申请公布日期 |
1994.02.03 |
申请号 |
WO1993US06630 |
申请日期 |
1993.07.14 |
申请人 |
MASSACHUSETTS INSTITUTE OF TECHNOLOGY |
发明人 |
SCHLECHT, MARTIN, F.;HINMAN, RODERICK, T. |
分类号 |
H03K19/00;(IPC1-7):H03K19/082 |
主分类号 |
H03K19/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|