发明名称 Floating gate nonvolatile memory with configurable erasure blocks
摘要 A nonvolatile memory includes a first block and a second block. The first block comprises a first memory cell and a first source line coupled to a source of the first memory cell. The second block comprises a second memory cell and a second source line coupled to a source of the second memory cell. A first source switch is coupled to the first source line for selectively coupling a first potential, a second potential, and a third potential to the first source line. The second potential has a voltage intermediate between the first potential and the third potential. A second source switch is coupled to the second source line for selectively coupling one of the first, second, and third potentials to the second source line. A block select circuit receives a block address for selecting one of the first and second source switches to couple one of the first, second, and third potentials to its respective one of the first and second source lines. A configuration cell is coupled to the block select circuit for configuring block operations of the first and second blocks. When the configuration cell is in a first voltage state, the configuration cell causes the block select circuit to separately select one of the first and second source switches depending upon the address received. When the configuration cell is in a second voltage state, the configuration cell causes the block select circuit to collectively select the first and second source switches.
申请公布号 US5280447(A) 申请公布日期 1994.01.18
申请号 US19920901275 申请日期 1992.06.19
申请人 INTEL CORPORATION 发明人 HAZEN, PETER K.;TALREJA, SANJAY S.;SWEHA, SHERIF R. B.
分类号 G11C5/02;G11C5/06;G11C8/12;(IPC1-7):G11C11/34 主分类号 G11C5/02
代理机构 代理人
主权项
地址