| 摘要 |
A computer system, typically a postage member system, has a processor, a memory, an address decoder, and a window circuit. The window circuit selectively couples the write strobe output of the processor with the write strobe input of the memory in response to the processor's setting and clearing of a latched signal. A counter resets the processor if the latched signal is set and not cleared within a predetermined time period.
|
