发明名称 |
Data processing system with shared control signals and a state machine controlled clock |
摘要 |
Data processing units (14) within an integrated circuit (10) are connected by a common bus (16). Each data processing unit follows a predetermined protocol for communicating to other data processing units via the common bus (16). Further, predetermined control and/or data processing signals within the common bus (16) are multi-tasked (i.e. function multiplexed) for a normal and special modes of operation. A state machine (21) within each data processing unit (12) controls a clock circuit (23). The state machine (21) has a predetermined state diagram for controlling clock signals associated with the predetermined modes of operation.
|
申请公布号 |
US5276857(A) |
申请公布日期 |
1994.01.04 |
申请号 |
US19910692350 |
申请日期 |
1991.04.26 |
申请人 |
MOTOROLA, INC. |
发明人 |
HARTUNG, EYTAN;LYON, JOSE A.;GLADDEN, MICHAEL E. |
分类号 |
G06F1/08;G06F9/38;G06F13/42;(IPC1-7):G06F1/00 |
主分类号 |
G06F1/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|