System with enhanced execution of address-conflicting instructions using immediate data latch for holding immediate data of a preceding instruction

摘要

An information processor includes an immediate data latch and a pair of multiplexers in an input portion of an adder in a data address generator. The structure controls operation of the multiplexer in accordance with a register conflict detecting control signal and eliminates an idle state of a pipeline by detecting a register conflict between a register for holding immediate data, indicated by a precedent instruction instructing a specific register to store the immediate data, and a register used for calculation of memory addresses to be used for execution of a succeeding load/store instruction. The immediate data latch directly latches an immediate data indicated by the precedent instruction and outputted by an instruction decoding portion. Then, if the register conflict detecting portion detects the register conflict, the immediate data latched by the immediate data latch is used for calculation of memory addresses. This control operation is performed by changing the multiplexer according to the register conflict control signal to input the data from the immediate data latch to the adder.