CMOS logic circuit.

摘要

A CMOS logic circuit with biased inputs to a predetermined logic level, being of a type including at least one signal input (IN) and logic gates (4,5) for handling said signal, further includes a circuit portion (7) which is connected to the signal input (IN), and the equivalent of a high-value resistance effective to bias said input (IN). <IMAGE>