| 摘要 |
<p>A CMOS circuit (100) for steering current utilizing minimal power includes a first stage comprising a first powering transistor (101) and a first idling transistor (113) essentially in a parallel configuration and placed in series with a second stage comprising a second powering transistor (131) and a second idling transistor (121) also essentially in a parallel configuration.</p> |
