Stacking semiconductor multi-chip module and method for making the same.

摘要

A stackable three dimensional leadless multi-chip module (20) is provided whereby each level of semiconductor device (10) is interconnected to another level through reflowing of solder plated wires (22). Each semiconductor device (10) contains a semiconductor die (24) overmolded by a package body (12) on a PCB substrate (14) having a plurality of edge metal conductors (16) that form half-vias (18). The half-vias (18) at the edges of substrate (14) give the substrate a castellated appearance, where the castellations serve as the self-aligning feature during the stacking of the devices (10). Each device (10) is simply stacked on top of each other without any additional layers to give the semiconductor module (20) a lowest possible profile. A plurality of solder plated wires (22) fits into the half-vias (18) and is solder reflowed to the metal conductors (16) to interconnect the semiconductor devices (10). The wires (22) are bent to enable the module (20) to be surface mounted to a PC board.