发明名称
摘要 PURPOSE:To shorten the time required to complete focus detection once by permitting the generation of a following shift pulse once the arithmetic processing of an image signal is copleted when the output of a monitor circuit drops below a specific level during the arithmetic processing. CONSTITUTION:A microcomputer 30 inputs transfer clock pulses phi1 and phi2 from a clock circuit CL1 to the CCD of a photoelectric conversion block 1 to generate a generation permission signal for a shift pulse at a terminal 19. A shift pulse, on the other hand, are inputted to a terminal 21 and also inputted to the CCD through T7, and an image signal is digitized through a circuit block 20 and inputted to the computer 30 to decide the focus state of a photographic lens. On the other hand, a shift pulse is inputted to the terminal 21 to clear the CCD and charge accumulation is restarted. A brightness decision circuit 40 decides the output of the monitor circuit of the block 1, and when the output drops below the specific level, the shift pulse permission signal appears at a terminal once the arithmetic processing is completed.
申请公布号 JPH0583885(B2) 申请公布日期 1993.11.30
申请号 JP19830234551 申请日期 1983.12.12
申请人 MINOLTA CAMERA KK 发明人 ISHIDA TOKUJI;NORITA TOSHIO
分类号 G02B7/28;G02B7/36;G03B3/00;G03B13/36;H04N5/232;H04N5/335;H04N5/341;H04N5/347;H04N5/353;H04N5/359;H04N5/369;H04N5/372;H04N5/378;(IPC1-7):G02B7/28 主分类号 G02B7/28
代理机构 代理人
主权项
地址