发明名称 CONNECTING METHOD FOR LANDS OF MULTILAYER PRINTED CIRCUIT BOARD
摘要 PURPOSE:To provide a method for manufacturing a multilayer printed circuit board which can connect connecting lands without employing a through hole plating method. CONSTITUTION:The method for manufacturing a multilayer printed circuit board comprises the steps of forming the board 15 by laminating inner and outer layer printed circuit boards 1, 4, 6 while aligning them, and charging leads 25 of a plurality of small-gage wires 16 of an electronic component 23 in through holes 12, 13, 14 of connecting lands 8, 9, 10, 11 of printed wiring circuits 2, 3, 5, 7 of the boards 1, 4, 6 to mount the component 23. The methods further comprises the steps of filling melted solders 16 in the holes 12, 13, 14 by utilizing capillarity of the leads 25 of the component 23, and solidifying the solders to electrically connect the circuits 2, 3, 5, 7, thereby manufacturing a multilayer printed wiring circuit 15 in which the circuits 2, 3, 5, 7 from the first to fourth layers are formed as inner layers.
申请公布号 JPH05315761(A) 申请公布日期 1993.11.26
申请号 JP19920183222 申请日期 1992.06.17
申请人 CMK CORP 发明人 KAWAKAMI SHIN;ARAI NORIYUKI
分类号 H05K3/40;H05K3/46;(IPC1-7):H05K3/46 主分类号 H05K3/40
代理机构 代理人
主权项
地址
您可能感兴趣的专利